

Circuitos secuenciales

Elemento de memoria con dos inversores







R (reset)



Biestable JK



siempre cambia	<u>ح</u> -1	τ Ο	Ţ	ľ
0 e anog az	0	t O	Ţ	0
i s anoq az	τ	T O	0	- T
no cambia	5 ⁴⁻¹	T O	0	0
	δ ^f	5 ^{r-1}	К	Ľ



BIESTABLE JK LATCH SÍNCRONO



BIESTABLE D LATCH SÍNCRONO



Flip-flop S-R disparado por flanco de



Tabla de verdad

Condición no válida	i	i		I	I
SET	0	I	L L	0	I
RESET	I	0	Ĵ	I	0
sidmso oN	^{0}O	Q_0	Ň	0	0
	ð/	Ò	CLK	Я	S
Comentarios	ssbi	IßZ	sebt	sutu5	Ι

olodmi2



Tabla de verdad de un flip-flop D disparado por flanco de subida

RESET	I	0	J	0
JES	0	I	Ĵ	I
	0/	0	CTK	D
Comentarios	seb	ilßZ	sebert	uЭ

olqməj∃





Aestables





Aestable con negador trigger schmitt







T=1'2 RC



Monoestable con 74121



Function Table

puts	Ø	н	т	т	т	5	5	5	5	7
Outp	σ	_	_	_	_	ς	5	ς	ς	5
	В	т	т	_	×	т	т	т	←	Ļ
Inputs	A2	×	_	×	т	\rightarrow	т	\rightarrow	×	Г
	A1	_	×	×	т	т	\rightarrow	\rightarrow	_	×

Aestables y monoestables con LM55





FIGURE 4. Astable







FIGURE 14. 50% Duty Cycle Oscillator

Ň National Semiconductor

54121/DM54121/DM74121 One-Shot with **Clear and Complementary Outputs**

General Description

The DM54/74121 is a monostable multivibrator featuring both positive and negative edge triggering with complementary outputs. An internal $2k\Omega$ timing resistor is provided for design convenience minimizing component count and layout problems. This device can be used with a single external capacitor. Inputs (A) are active-low trigger transition inputs and input (B) is an active-high transition Schmitt-trigger input that allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second. A high immunity to V_{CC} noise of typically 1.5V is also provided by internal circuitry at the input stage.

To obtain optimum and trouble free operation please read operating rules and NSC one-shot application notes carefully and observe recommendations.

Features

Vcc

14

■ Triggered from active-high transition or active-low transition inputs

> **Dual-In-Line Package** PEXT/

CEXT CEXT

NC

RINT

10

■ Variable pulse width from 30 ns to 28 seconds

NC

12

Connection Diagram

NC

13



■ Jitter free Schmitt-trigger input

- Excellent noise immunity typically 1.2V
- Stable pulse width up to 90% duty cycle
- TTL, DTL compatible
- Compensated for V_{CC} and temperature variations
- Input clamp diodes
- Alternate Military/Aerospace device (54121) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Functional Description

The basic output pulse width is determined by selection of an internal resistor $\mathsf{R}_{\mathsf{INT}}$ or an external resistor (R_{X}) and capacitor (C_X). Once triggered the output pulse width is independent of further transitions of the inputs and is a function of the timing components. Pulse width can vary from a few nano-seconds to 28 seconds by choosing appropriate R_X and C_X combinations. There are three trigger inputs from the device, two negative edge-triggering (A) inputs, one positive edge Schmitt-triggering (B) input.

Function Table

	Inputs	Out	Outputs		
A1	A2	В	Q	Q	
L	Х	н	L	н	
Х	L	н	L	н	
Х	X	L	L	н	
н	н	Х	L	н	
н	↓ ↓	н	л	u	
\downarrow	н	н	л	u	
\downarrow	↓ ↓	н	л	u	
L	X		л	u	
Х	L	↑	л	u	

- = Can Be Either Low or High x
- = Positive Going Transition ↑
- .1. = Negative Going Transition
- ____ A Positive Pulse
- □_ = A Negative Pulse

54121/DM54121/DM74121 One-Shot with Clear and Complementary Outputs

© 1995 National Semiconductor Corporation TL/F/6538 RRD-B30M105/Printed in U. S. A.

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions DM54121 DM74121 Symbol Parameter Units Min Nom Max Min Nom Max V_{CC} 4.75 V Supply Voltage 4.5 5 5.5 5 5.25 Positive-Going Input Threshold V_{T+} 1.4 2 1.4 2 ٧ Voltage at the A Input ($V_{CC} = Min$) $V_{T}-$ Negative-Going Input Threshold 0.8 14 0.8 14 V Voltage at the A Input ($V_{CC} = Min$) Positive-Going Input Threshold V_{T+} 1.5 2 1.5 2 v Voltage at the B Input (V_{CC} = Min) Negative-Going Input Threshold Voltage at the B Input ($V_{CC} = Min$) V_T-0.8 1.3 0.8 1.3 v High Level Output Current -0.4 -0.4 mΑ IOH Low Level Output Current 16 lol 16 mΑ Input Pulse Width (Note 1) 40 tw 40 ns Rate of Rise or Fall of dV/dt 1 1 V/s Schmidt Input (B) (Note 1) Rate of Rise or Fall of dV/dt 1 1 V/µs Logic Input (A) (Note 1) REXT External Timing Resistor (Note 1) 1.4 30 1.4 40 kΩ External Timing Capacitance (Note 1) 1000 0 1000 0 μF CEXT Duty Cycle (Note 1) $R_T=2\,k\Omega$ 67 67 DC % $R_T = R_{EXT}$ (Max) 90 90 Т<u>А</u> Free Air Operating Temperature -55 125 0 70 °C Note 1: T_{A} = 25°C and V_{CC} = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ (Note 1) Symbol Parameter Conditions Min Max Units $V_{CC} = Min$, $I_I = -12 \text{ mA}$ Input Clamp Voltage ٧ VI -1.5 High Level Output $V_{CC} = Min, I_{OH} = Max,$ VOH 2.4 3.4 ٧ $V_{IL} = Max, V_{IH} = Min$ Voltage $$\label{eq:V_CC} \begin{split} & \mathsf{V}_{CC} = \mathsf{Min}, \mathsf{I}_{OL} = \mathsf{Max}, \\ & \mathsf{V}_{IH} = \mathsf{Min}, \mathsf{V}_{IL} = \mathsf{Max} \end{split}$$ VOL Low Level Output 0.2 0.4 ٧ Voltage Input Current @ Max $V_{CC} = Max, V_I = 5.5V$ Ιį. 1 mΑ Input Voltage $V_{CC} = Max$ $V_I = 2.4V$ High Level Input A1, A2 40 $I_{\rm H}$ μΑ Current В 80 $V_{CC} = Max$ $V_I = 0.4V$ Low Level Input A1, A2 -1.6 Ι_{ΙL} mΑ Current В -3.2 Short Circuit $V_{CC} = Max$ DM54 -20 -55los mΑ **Output Current** (Note 2) DM74 -18 -55 Supply Current Quiescent 13 25 I_{CC} $V_{CC} = Max$ mΑ Triggered 23 40 Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Мах	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	A1, A2 to Q	$C_{EXT} = 80 \text{ pF}$ $R_{INT} \text{ to } V_{CC}$		70	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q	$\begin{array}{l} C_{L} = \ 15 \ pF \\ R_{L} = \ 400 \Omega \end{array}$		55	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A1, A2 to Q			80	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q			65	ns
tw(OUT)	Output Pulse Width Using the Internal Timing Resistor	A1, A2 or B to Q, Q	$C_{EXT} = 80 \text{ pF}$ $R_{INT} \text{ to } V_{CC}$ $R_{L} = 400\Omega$ $C_{L} = 15 \text{ pF}$	70	150	ns
tw(OUT)	Output Pulse Width Using Zero Timing Capacitance	A1, A2 to Q, Q	$\begin{array}{l} C_{\text{EXT}} = 0 \text{ pF} \\ R_{\text{INT}} \text{ to } V_{\text{CC}} \\ R_{\text{L}} = 400 \Omega \\ C_{\text{L}} = 15 \text{ pF} \end{array}$		50	ns
tw(out)	Output Pulse Width Using External Timing Resistor	A1, A2 to Q, Q	$C_{EXT} = 100 \text{ pF}$ $R_{INT} = 10 \text{ k}\Omega$ $R_{L} = 400\Omega$ $C_{L} = 15 \text{ pF}$	600	800	ns
		A1, A2 to Q, Q	$C_{EXT} = 1 \ \mu F$ $R_{INT} = 10 \ k\Omega$ $R_{L} = 400\Omega$ $C_{L} = 15 \ pF$	6	8	ms

Operating Rules

- 1. To use the internal 2 k Ω timing resistor, connect the R_{INT} pin to V_{CC}.
- 2. An external resistor (R_X) or the internal resistor (2 k Ω) and an external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants use high-quality mica, glass, polypropylene, polycarbonate, or polystyrene capacitors. For large time constants use solid tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 3. The pulse width is essentially determined by external timing components R_X and C_X. For C_X < 1000 pF see *Figure 1* design curves on T_W as function of timing components value. For C_X > 1000 pF the output is defined as:

 $t_W = K \, R_X \, C_X$

where $[R_X \text{ is in Kilo-ohm}]$ $[C_X \text{ is in pico Farad}]$ $[T_W \text{ is in nano second}]$

 $[K \approx 0.7]$



FIGURE 1

 If C_X is an electrolytic capacitor a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (*Figure 2*).



Operating Rules (Continued)

10

5

0

tw % CHANGE

5. Output pulse width versus V_{CC} and operation temperatures: *Figure 3* depicts the relationship between pulse width variation versus V_{CC} . *Figure 4* depicts pulse width variation versus ambient temperature.







FIGURE 4

 The "K" coefficient is not a constant, but varies as a function of the timing capacitor C_X. *Figure 5* details this characteristic.



FIGURE 5

- 7. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I \times R and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (10) and (11) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
- 8. V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μ F to 0.10 μ F bypass capacitor (disk ceramic or monolithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC}-pin as space permits.

For further detailed device characteristics and output performance please refer to the NSC one-shot application note, AN-366.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

FAIRCHILD

DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and

hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (5474) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5474DMQB, 5474FMQB, DM5474J, DM5474W, DM7474M or DM7474N See Package Number J14A, M14A, N14A or W14B

Function Table

	Inpu	Outputs			
PR	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
н	L	Х	X	L	Н
L	L	Х	X	н	н
				(Note 1)	(Note 1)
н	Н	↑	н	Н	L
н	н	Ŷ	L	L	Н
н	н	L	Х	Q ₀	\overline{Q}_{o}

H = High Logic Level

X = Either Low or High Logic Level L = Low Logic Level

 \uparrow = Positive-going transition of the clock.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Q0 = The output logic level of Q before the indicated input conditions were established.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	

DM54 and 54	–55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

+125°C

Recommended Operating Conditions

Symbol	Parameter			DM5474			DM7474		
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
VIH	High Level Input	Voltage	2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
I _{OH}	High Level Output Current				-0.4			-0.4	mA
IOL	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequency (Note 4)		0		15	0		15	MHz
t _w	Pulse Width	Clock High	30			30			
	(Note 4)	Clock Low	37			37			ns
		Clear Low	30			30			
		Preset Low	30			30			
t _{s∪}	Input Setup Time (Notes 3, 4)		20↑			20↑			ns
t _H	Input Hold Time	Input Hold Time (Notes 3, 4)				5↑			ns
T _A	Free Air Operatir	ng Temperature	-55		125	0		70	°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
					(Note 5)		
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	–12 mA			-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH}	= Max	2.4	3.4		V
	Voltage	V _{IL} = Max, V _{IH}	= Min				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL}	= Max		0.2	0.4	V
	Voltage	V _{IH} = Min, V _{IL}	= Max				
I,	Input Current @ Max	V _{CC} = Max, V _I	= 5.5V			1	mA
	Input Voltage						
I _{IH}	High Level Input	V _{CC} = Max	D			40	
	Current	V ₁ = 2.4V	Clock			80	μΑ
			Clear			120	
			Preset			40	
I _{IL}	Low Level Input	V _{CC} = Max	D			-1.6	
	Current	$V_{I} = 0.4V$	Clock			-3.2	mA
		(Note 8)	Clear			-3.2	
			Preset			-1.6	1
l _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 6)	DM74	-18		-55	
I _{cc}	Supply Current	V _{CC} = Max (No	ote 7)		17	30	mA

Note 5: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 6: Not more than one output should be shorted at a time.

Note 7: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.

Electrical Characteristics (Continued)

Note 8: Clear is tested with preset high and preset is tested with clear high.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

		From (Input)	R _L =	400 Ω		
Symbol	Parameter	To (Output)	C _L =	Units		
			Min	Max		
f _{MAX}	Maximum Clock		15		MHz	
	Frequency					
t _{PHL}	Propagation Delay Time	Preset		40	ns	
	High to Low Level Output	to Q				
t _{PLH}	Propagation Delay Time	Preset		25	ns	
	Low to High Level Output	to Q				
t _{PHL}	Propagation Delay Time	Clear		40	ns	
	High to Low Level Output	to Q				
t _{PLH}	Propagation Delay Time	Clear		25	ns	
	Low to High Level Output	to Q				
t _{PHL}	Propagation Delay Time	Clock to		40	ns	
	High to Low Level Output	Q or \overline{Q}				
t _{PLH}	Propagation Delay Time	Clock to		25	ns	
	Low to High Level Output	Q or \overline{Q}				





DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

LIFE SUPPORT POLICY

wv

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

	Fairchild Semiconductor	Fairchild Semiconductor	Fairchild Semiconductor	National Semiconductor
	Corporation	Europe	Hong Kong Ltd.	Japan Ltd.
	Americas	Fax: +49 (0) 1 80-530 85 86	13th Floor, Straight Block,	Tel: 81-3-5620-6175
	Customer Response Center	Email: europe.support@nsc.com	Ocean Centre, 5 Canton Rd.	Fax: 81-3-5620-6179
	Tel: 1-888-522-5372	Deutsch Tel: +49 (0) 8 141-35-0	Tsimshatsui, Kowloon	
		English Tel: +44 (0) 1 793-85-68-56	Hong Kong	
		Italy Tel: +39 (0) 2 57 5631	Tel: +852 2737-7200	
/w.f	airchildsemi.com		Fax: +852 2314-0061	

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

March 1998

FAIRCHILD

SEMICONDUCTOR IM

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are

not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (54LS112) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB, 54LS112LMQB, DM54LS112AJ, DM54LS112AW, DM74LS112AM or DM74LS112AN See Package Number E20A, J16A, M16A, N16E or W16A

© 1998 Fairchild Semiconductor Corporation DS006382

Function Table

Inputs					Outputs		
PR	CLR	CLK	J	К	Q	Q	
L	Н	Х	Х	Х	Н	L	
н	L	Х	Х	Х	L	н	
L	L	Х	Х	Х	H (Note 1)	H (Note 1)	
н	н	\downarrow	L	L	Qo	\overline{Q}_{o}	
н	н	\downarrow	н	L	н	L	
н	н	\downarrow	L	н	L	н	
н	н	↓	н	н	Тод	gle	
н	н	н	x	x	Q	\overline{Q}_{O}	

 $\begin{array}{c} H = High \mbox{Logic Level} \\ L = Low \mbox{Logic Level} \\ X = Either \mbox{Low or High \mbox{Logic Level}} \\ \downarrow = Negative \mbox{Going Edge of Pulse} \\ Q_0 = The output \mbox{Logic level before the indicated input conditions were established.} \end{array}$

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

Absolute Maximum Ratings (Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Penge	

DM54LS and 54LS DM74LS Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Operating Free Air Temperature Range

Recommended Operating Conditions

Symbol	Para	meter	C	M54LS11	2A	D	M74LS112	2A	Units
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Vo	oltage	2			2			V
VIL	Low Level Input Vo	Itage			0.7			0.8	V
I _{он}	High Level Output (Current			-0.4			-0.4	mA
I _{OL}	Low Level Output C	Current			4			8	mA
f _{CLK}	Clock Frequency (N	lote 4)	0		30	0		30	MHz
f _{CLK}	Clock Frequency (Note 5)		0		25	0		25	MHz
t _w	Pulse Width	Clock High	20			20			
	(Note 4)	Preset Low	25			25			ns
		Clear Low	25			25			
t _w	Pulse Width	Clock High	25			25			
	(Note 5)	Preset Low	30			30			ns
		Clear Low	30			30			
t _{su}	Setup Time (Notes 3, 4)		20↓			20↓			ns
t _{su}	Setup Time (Notes 3, 5)		25↓			25↓			ns
t _H	Hold Time (Notes 3, 4)		0↓			0↓			ns
t _H	Hold Time (Notes 3, 5)		5↓			5↓			ns
T _A	Free Air Operating	Temperature	-55		125	0		70	°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 4: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 5: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 6)		
VI	Input Clamp Voltage	V_{CC} = Min, I _I = -18 mA				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I_{OL} = 4 mA, V_{CC} = Min	DM74		0.25	0.4	
I,	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	
	Input Voltage		Clear			0.3	mA
			Preset			0.3	
			Clock			0.4	
IIH	High Level Input Current	V_{CC} = Max, V_{I} = 2.7V	J, K			20	
			Clear			60	μA
			Preset			60	
			Clock			80	

Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 6)		
IIL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$	J, K			-0.4	
			Clear			-0.8	mA
			Preset			-0.8	
			Clock			-0.8	
l _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 7)	DM74	-20		-100	
I _{cc}	Supply Current	V _{CC} = Max (Note 8)			4	6	mA

Switching Characteristics at V_{CC} = 5V and T_A = 25°C

		From (Input)	R _L = 2 kΩ				
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time	Preset		20		24	ns
	Low to High Level Output	to Q					
t _{PHL}	Propagation Delay Time	Preset		20		28	ns
	High to Low Level Output	to Q					
t _{PLH}	Propagation Delay Time	Clear		20		24	ns
	Low to High Level Output	to Q					
t _{PHL}	Propagation Delay Time	Clear		20		28	ns
	High to Low Level Output	to Q					
t _{PLH}	Propagation Delay Time	Clock to		20		24	ns
	Low to High Level Output	Q or \overline{Q}					
t _{PHL}	Propagation Delay Time	Clock to		20		28	ns
	High to Low Level Output	Q or \overline{Q}					

Note 6: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment. Note 8: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.









Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications

March 1998

lip-Flops

M74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered

FAIRCHILD

SEMICONDUCTOR IM

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM54/74LS373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM54/74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines



Connection Diagrams (Continued)





Order Number DM54LS374J, DM54LS374W, DM74LS374WM or DM74LS374N See Package Number J20A, M20B, N20A or W20A

Function Tables DM54/74LS373

Output	Enable	D	Output
Control	G		
L	н	Н	н
L	н	L	L
L	L	Х	Qo
н	X	X	Z

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care \uparrow = Transition from low-to-high level, Z = High Impedance State Q_0 = The level of the output before steady-state input conditions were established.

DM54/74LS374

Output	Clock		Output
Control			
L	↑	н	Н
L	↑	L	L
L	L	X	Qo
н	X X	x	z



Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	–65°C to +150°C

 Operating Free Air Temperature Range

 DM54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

Recommended Operating Conditions

Symbol	Parameter		C	DM54LS37	3	[Units		
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Vot	age	2			2			V
V _{IL}	Low Level Input Volt	age			0.7			0.8	V
I _{он}	High Level Output Current				-1			-2.6	mA
I _{OL}	Low Level Output Cu	urrent			12			24	mA
t _w	Pulse Width	Enable High	15			15			ns
	(Note 3)	Enable Low	15			15			
t _{su}	Data Setup Time (Notes 2, 3)		5↓			5↓			ns
t _H	Data Hold Time (Not	es 2, 3)	20↓			20↓			ns
T _A	Free Air Operating T	emperature	-55		125	0		70	°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	V_{CC} = Min, I _I = -18 mA				-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min	DM54	2.4	3.4		
		I _{OH} = Max					V
		V _{IL} = Max	DM74	2.4	3.1		
		V _{IH} = Min					
V _{OL}	Low Level Output Voltage	V _{CC} = Min	DM54		0.25	0.4	
		I _{OL} = Max					
		V _{IL} = Max	DM74		0.35	0.5	V
		V _{IH} = Min					
		I _{OL} = 12 mA	DM74			0.4	
		V _{CC} = Min					
I _I	Input Current @ Max	$V_{CC} = Max, V_I = 7V$				0.1	mA
	Input Voltage						
I _{IH}	High Level Input Current	V_{CC} = Max, V_{I} = 2.7V				20	μA
I _{IL}	Low Level Input Current	V_{CC} = Max, V_{I} = 0.4V				-0.4	mA
I _{OZH}	Off-State Output Current	V _{CC} = Max, V _O = 2.7V					
	with High Level Output	V _{IH} = Min, V _{IL} = Max				20	μA
	Voltage Applied						
I _{OZL}	Off-State Output Current	V_{CC} = Max, V_O = 0.4V					
	with Low Level Output	V _{IH} = Min, V _{IL} = Max				-20	μΑ
	Voltage Applied						
l _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 5)	DM74	-50		-225	

'LS373 Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions Min Тур Max Units (Note 4) V_{CC} = Max, OC = 4.5V, $I_{\rm CC}$ Supply Current 24 40 mΑ D_n , Enable = GND

'LS373 Switching Characteristics

at V_{CC} = 5V and T_A = 25°C

		From		R _L =	667 Ω		
Symbol	Parameter	(Input)	C _L =	45 pF	C _L =	150 pF	Units
		То	Min	Max	Min	Max	1
		(Output)					
t _{PLH}	Propagation Delay	Data					
	Time Low to High	to		18		26	ns
	Level Output	Q					
t _{PHL}	Propagation Delay	Data					
	Time High to Low	to		18		27	ns
	Level Output	Q					
t _{PLH}	Propagation Delay	Enable					
	Time Low to High	to		30		38	ns
	Level Output	Q					
t _{PHL}	Propagation Delay	Enable					
	Time High to Low	to		30		36	ns
	Level Output	Q					
t _{PZH}	Output Enable	Output					
	Time to High	Control		28		36	ns
	Level Output	to Any Q					
t _{PZL}	Output Enable	Output					
	Time to Low	Control		36		50	ns
	Level Output	to Any Q					
t _{PHZ}	Output Disable	Output					
	Time from High	Control		20			ns
	Level Output (Note 6)	to Any Q					
t _{PLZ}	Output Disable	Output					
	Time from Low	Control		25			ns
	Level Output (Note 6)	to Any Q					

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 6: $C_L = 5 \text{ pF}.$

Recommended Operating Conditions

DM54LS374 DM74LS374 Symbol Parameter Units Min Nom Min Nom Мах Max 4.75 5.25 $V_{\rm CC}$ Supply Voltage 4.5 5 5.5 5 V V_{IH} High Level Input Voltage 2 2 V V_{IL} Low Level Input Voltage 0.7 0.8 V High Level Output Current -1 -2.6 mΑ I_{OH} Low Level Output Current 12 24 mΑ I_{OL}

Recommended	Operating	Conditions	(Continued)
-------------	-----------	------------	-------------

Symbol	Parameter		Parameter DM54LS374			C	M74LS37	4	Units
			Min	Nom	Max	Min	Nom	Max	
t _W	Pulse Width	Clock High	15			15			ns
	(Note 8)	Clock Low	15			15			
t _{s∪}	Data Setup Time (Notes 7, 8)		20↑			20↑			ns
t _H	Data Hold Time (Notes 7, 8)		1↑			1↑			ns
T _A	Free Air Operating Temperatu	ire	-55		125	0		70	°C

Note 7: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 8: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

'LS374 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Typ	Max	Units
V	Input Clamp Voltage	$V_{cc} = Min. I_{c} = -18 mA$			(1016-3)	-1.5	V
Vou	High Level Output Voltage	$V_{cc} = Min$	$V_{cc} = Min$ DM54		3.4		
· OH	· · · g · · _ · · · · · · · · · · · · ·	lou = Max	DM74	2.4	3.1		v
		$V_{\mu} = Max$					
		$V_{IH} = Min$					
Vol	Low Level Output Voltage	$V_{CC} = Min$	DM54		0.25	0.4	
0L		I _{OL} = Max	DM74		0.35	0.5	
		$V_{\mu} = Max$					v
		V _{IH} = Min					
		$I_{01} = 12 \text{ mA}$	DM74		0.25	0.4	
		$V_{CC} = Min$	$V_{cc} = Min$				
I _I	Input Current @ Max	$V_{CC} = Max, V_1 = 7V$				0.1	mA
	Input Voltage						
I	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				20	μA
IIL.	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
I _{OZH}	Off-State Output	V _{CC} = Max, V _O = 2.7\	/				
	Current with High	V _{IH} = Min, V _{IL} = Max				20	μA
	Level Output						
	Voltage Applied						
I _{OZL}	Off-State Output	V _{CC} = Max, V _O = 0.4	/				
	Current with Low	V _{IH} = Min, V _{IL} = Max				-20	μA
	Level Output						
	Voltage Applied						
l _{os}	Short Circuit	V _{CC} = Max	DM54	-50		-225	mA
	Output Current	(Note 10)	DM74	-50		-225	
I _{cc}	Supply Current	V_{CC} = Max, D_n = GND, OC = 4.5V			27	45	mA

			R _L =	667 Ω		
Symbol	Parameter	C _L =	45 pF	C _L = -	150 pF	Units
		Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	35		20		MHz
t _{PLH}	Propagation Delay Time		28		32	ns
	Low to High Level Output					
t _{PHL}	Propagation Delay Time		28		38	ns
	High to Low Level Output					
t _{PZH}	Output Enable Time		28		44	ns
	to High Level Output					
t _{PZL}	Output Enable Time		28		44	ns
	to Low Level Output					
t _{PHZ}	Output Disable Time		20			ns
	from High Level Output (Note 11)					
t _{PLZ}	Output Disable Time		25			ns
	from Low Level Output (Note 11)					

Note 9: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 11: C_L = 5 pF.





LIFE SUPPORT POLICY

wv

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor	Fairchild Semiconductor	Fairchild Semiconductor	National Semiconductor
Corporation	Europe	Hong Kong Ltd.	Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	13th Floor, Straight Block,	Tel: 81-3-5620-6175
Customer Response Center	Email: europe.support@nsc.com	Ocean Centre, 5 Canton Rd.	Fax: 81-3-5620-6179
Tel: 1-888-522-5372	Deutsch Tel: +49 (0) 8 141-35-0	Tsimshatsui, Kowloon	
	English Tel: +44 (0) 1 793-85-68-56	Hong Kong	
	Italy Tel: +39 (0) 2 57 5631	Tel: +852 2737-7200	
/w.fairchildsemi.com		Fax: +852 2314-0061	
w.fairchildsemi.com	Italy Tel: +39 (0) 2 57 5631	Tel: +852 2737-7200 Fax: +852 2314-0061	

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications

May 1997

LM555/LM555C Timer

National Semiconductor

LM555/LM555C

Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Aujustable duty cycle
 Output can source or sink 200 mA
- Output can source of sink 200 mA
 Output and supply TTL compatible
- Output and supply The compatible
 Temperature stability better than 0.005% per °C
- Imperature stability better than 0.005% per C
 Normally on and normally off output
- Normally on and normally on output
 Available in 8 pin MSOP package

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator



© 1997 National Semiconductor Corporation DS007851

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	+18V
Power Dissipation (Note 3)	
LM555H, LM555CH	760 mW
LM555, LM555CN	1180 mW
LM555CMM	613 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
LM555	–55°C to + 125°C

Storage Temperature Range	–65°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 Seconds)	260°C
Small Outline Packages	
(SOIC and MSOP)	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C
See AN-450 "Surface Mounting Meth on Product Reliability" for other meth surface mount devices.	ods and Their Effect ods of soldering

Electrical Characteristics (Notes 1, 2)

(T_A = 25°C, V_{CC} = +5V to +15V, unless othewise specified)

				Lin	nits			
Parameter	Conditions		LM555		LM555C			Units
		Min	Тур	Max	Min	Тур	Max	
Supply Voltage		4.5		18	4.5		16	V
Supply Current	$V_{CC} = 5V, R_{L} = \infty$		3	5		3	6	mA
	V_{CC} = 15V, R_{L} = ∞		10	12		10	15	mA
	(Low State) (Note 4)							
Timing Error, Monostable								
Initial Accuracy			0.5			1		%
Drift with Temperature	$R_A = 1k$ to 100 k Ω ,		30			50		ppm/°C
	C = 0.1 µF, (Note 5)							
Accuracy over Temperature			1.5			1.5		%
Drift with Supply			0.05			0.1		%/V
Timing Error, Astable								
Initial Accuracy			1.5			2.25		%
Drift with Temperature	R_A , R_B = 1k to 100 k Ω ,		90			150		ppm/°C
	C = 0.1 µF, (Note 5)							
Accuracy over Temperature			2.5			3.0		%
Drift with Supply			0.15			0.30		%/V
Threshold Voltage			0.667			0.667		x V _{cc}
Trigger Voltage	$V_{CC} = 15V$	4.8	5	5.2		5		V
	$V_{CC} = 5V$	1.45	1.67	1.9		1.67		V
Trigger Current			0.01	0.5		0.5	0.9	μA
Reset Voltage		0.4	0.5	1	0.4	0.5	1	V
Reset Current			0.1	0.4		0.1	0.4	mA
Threshold Current	(Note 6)		0.1	0.25		0.1	0.25	μΑ
Control Voltage Level	$V_{CC} = 15V$	9.6	10	10.4	9	10	11	V
	$V_{CC} = 5V$	2.9	3.33	3.8	2.6	3.33	4	V
Pin 7 Leakage Output High			1	100		1	100	nA
Pin 7 Sat (Note 7)								
Output Low	V_{CC} = 15V, I ₇ = 15 mA		150			180		mV
Output Low	V_{CC} = 4.5V, I ₇ = 4.5 mA		70	100		80	200	mV

Electrical Characteristics	(Notes 1,	, 2) (Continued	I)
-----------------------------------	-----------	-----------------	----

$(T_A = 25^{\circ}C, V_{CC} = +5V$ to +15V, unless othewise specified)										
	Conditions	Limits								
Parameter		LM555			LM555C			Units		
		Min	Тур	Max	Min	Тур	Max	1		
Output Voltage Drop (Low)	V _{CC} = 15V									
	I _{SINK} = 10 mA		0.1	0.15		0.1	0.25	V		
	I _{SINK} = 50 mA		0.4	0.5		0.4	0.75	V		
	I _{SINK} = 100 mA		2	2.2		2	2.5	V		
	I _{SINK} = 200 mA		2.5			2.5		V		
	$V_{CC} = 5V$									
	I _{SINK} = 8 mA		0.1	0.25				V		
	I _{SINK} = 5 mA					0.25	0.35	V		
Output Voltage Drop (High)	I_{SOURCE} = 200 mA, V_{CC} = 15V		12.5			12.5		V		
	I_{SOURCE} = 100 mA, V_{CC} = 15V	13	13.3		12.75	13.3		V		
	$V_{CC} = 5V$	3	3.3		2.75	3.3		V		
Rise Time of Output			100			100		ns		
Fall Time of Output			100			100		ns		

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operating at elevated temperatures the device must be derated above 25°C based on a +150°C maximum junction temperature and a thermal resistance of 164°C/W (T0-5), 106°C/W (DIP), 170°C/W (S0-8), and 204°C/W (MSOP) junction to ambient.

Note 4: Supply current when output high typically 1 mA less at V_{CC} = 5V.

Note 5: Tested at V_{CC} = 5V and V_{CC} = 15V.

Note 6: This will determine the maximum value of RA + RB for 15V operation. The maximum total (RA + RB) is 20 MΩ.

Note 7: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.

Note 8: Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.

Connection Diagrams



Top View Order Number LM555H or LM555CH See NS Package Number H08C

Dual-In-Line, Small Outline and Molded Mini Small Outline Packages



Top View Order Number LM555J, LM555CJ, LM555CM, LM555CMM or LM555CN See NS Package Number J08A, M08A, MUA08A or N08E



www.national.com

4

Typical Performance Characteristics (Continued)



Applications Information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than 1/3 $V_{\rm CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.



FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of t = 1.1 $R_A C$, at the end of which time the voltage equals 2/3 $V_{\rm CC}.$ The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



 $V_{CC} = 5V$ Top Trace: Input 5V/Div TIME = 0.1 ms/DIV.

Middle Trace: Output 5V/Div. $R_A = 9.1 \ k\Omega$ Bottom Trace: Capacitor Voltage 2V/Div. $C = 0.01 \ \mu F$

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10 µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to $V_{\rm CC}$ to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.

DS007851-6



ASTABLE OPERATION

If the circuit is connected as shown in *Figure 4* (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.



FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC} . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 5 shows the waveforms generated in this mode of operation.



DS007851-9

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Output 5V/Div.} \\ TIME=20\ \mu s/DIV. & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_{A}=3.9\ k\Omega \\ R_{B}=3\ k\Omega \\ C=0.01\ \mu F \end{array}$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_{1}$$
 = 0.693 (R_{A} + R_B) C And the discharge time (output low) by:

t₂ = 0.693 (R_B) C

Thus the total period is:

$$T = t_1 + t_2 = 0.693 \; (R_A \; \text{+} 2R_B) \; C \label{eq:tau}$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2 R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:



FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of *Figure 1* can be used as a frequency divider by adjusting the length of the timing cycle. *Figure 7* shows the waveforms generated in a divide by three circuit.



 $R_A = 9.1 \ k\Omega$ C = 0.01 µF

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.





When the pullup resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform





For a 50% duty cycle, the resistors R_A and R_B may be connected as in *Figure 14*. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(R_A R_B)/(R_A + R_B) \right] C \ \ell n \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$



FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if $R_{\rm B}$ is greater than 1/2 $R_{\rm A}$ because the junction of $R_{\rm A}$ and $R_{\rm B}$ cannot bring pin 2 down to 1/3 $V_{\rm CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1 μF in parallel with 1 μF electrolytic.

Lower comparator storage time can be as long as 10 μs when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10 μs minimum.

Delay time reset to output is 0.47 μs typical. Minimum reset pulse width must be 0.3 $\mu s,$ typical.

Pin 7 current switches within 30 ns of the output (pin 3) voltage.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.